We derive an analytical model for the depletion capacitance of silicon-oninsulator (SOI) optical modulation diodes. This model accurately describes the parasitic fringe capacitances due to a lateral pn junction and can be extended to other geometries, such as vertical and interdigitated junctions. The model is used to identify the waveguide slab to rib height ratio as a key geometric scaling parameter for the modulation efficiency and bandwidth for lateral diodes. The fringe capacitance is a parasitic effect that leads to a decrease of about 20% in the modulation bandwidth of typical SOI diodes without a corresponding increase in the modulation efficiency. From the scaling relations, the most effective way to increase the modulation bandwidth is to reduce the series resistance of the diode.
Introduction
Carrier depletion is often used for modulating light in silicon-on-insulator (SOI) waveguides via the free carrier plasma dispersion effect [1] - [5] . The fundamental building block of a carrier depletion modulation diode is the pn junction built into the SOI optical waveguide. The depletion capacitance of the junction C Dep is an important parameter that determines the intrinsic modulation response and power consumption of the SOI diode. Although C Dep can be extracted from numerical simulations of Poisson's equations, an analytical description offers insights into the operation and scaling of the device. Analytical and semianalytical models are common in the field of electron devices, where they are used to evaluate a technology, develop compact models for circuit simulations, and understand the impact of physical effects on the device operation [6] . However, similar models for integrated optoelectronic devices have been far less common. Currently, models of optical modulation diodes have largely been semiempirical [7] - [9] . To our knowledge, an analytical model of C Dep for lateral SOI optical modulation diodes has not been shown to date, and the precise dimensional scaling effects of the junction are unclear.
In this paper, we present the first analytical model of the depletion capacitance and depletion region of lateral SOI modulation diodes in waveguides. The model is combined with the free carrier dispersion index change to quantify the tradeoffs between the intrinsic diode modulation bandwidth and modulation efficiency. The key feature of our model is the description of the fringing electric fields and fringe capacitances, resulting in accurate expressions for the smallsignal modulation bandwidth and carrier density response. Because of the scaling of the capacitance, we show that the most effective way to optimize the modulation diode is to reduce the series resistance. We also discuss how the approach can be extended to vertical and interdigitated diode geometries. The results have purposely excluded the effects of electrical contacts, because their design depends specifically on the modulator type (e.g., Mach-Zehnder interferometer, rings, disks, or gratings/photonic crystals). Examples of electrode designs can be found in [7] , [10] , and [11] . The objective of this paper is to provide a generic model for SOI carrierdepletion modulation diodes that can be incorporated with specific electrode models for a variety of device simulations. Fig. 1(a) shows the generic pn diode cross section studied in this paper. The critical waveguide dimensions are labeled. Electrical connections, modeled here as zero resistance contacts, contact the p þþ and n þþ regions. The pn junction is taken to be abrupt for simplicity, though the analysis can be extended to more complex doping profiles. Unless otherwise stated, the parameters in Table 1 are assumed for the calculations.
Analytical Model of the Depletion Capacitance and Depletion Region
In this section, we derive an analytical expression for the capacitance and the depletion region of the reverse biased lateral pn diode in Fig. 1(a) . The electric field distribution near the depletion TABLE 1 Default parameters used in calculations region is sketched in Fig. 1(b) (left side). The width of the depletion region is widened along the vertical dimension away from the center of the diode due to the fringing electric fields at the top and bottom of the diode [12] . Use of a 1-D pn diode model would result in a depletion capacitance with the form of a pair of infinite parallel plates ðC k Þ. This type of approximation is only accurate for sufficiently thick waveguides ðh rib 9 500 nmÞ where the capacitance due to fringing electric fields is significantly smaller than C k [13] . As we shall show, for typical SOI modulation diodes with h rib $ 250 nm and a SiO 2 cladding, the fringe capacitance is nonnegligible and is about 20% of C k . Fringe capacitance depends on the doping, the diode geometry, and the cladding dielectric constant. Therefore, an accurate description of the fringe capacitance is important for the determination of the diode capacitance.
To begin the analysis, we separate the static electric field into the contributions shown in Fig. 1 (b) (right side), i.e., a parallel plate capacitor with its fringing electric fields and the fringing electric fields caused by the wider depletion regions near the top and bottom surfaces. Thus, the depletion capacitance C Dep can be written as a sum of four capacitances: 1) C k , the ideal depletion capacitance from a 1-D model of the pn diode; 2) C f , the fringe capacitance due to the charges at the center of the diode; and 3) C CPSt and 4) C CPSb , the fringe capacitances due to extended depletion widths t p;n at the top and bottom surfaces of the waveguide, respectively. C k , C f , and C CPSt;b are determined from w D (the center depletion region width) and t p;n .
To find the capacitances, we solve for the shape of the depletion region using Poisson's equation
where is the electrostatic potential, is the charge density, " 0 is the vacuum permittivity, and " r is the relative dielectric constant of the medium. To find w D , we assume h rib is large enough that the depletion region at the center of the diode is not affected by the fringing electric fields at the top and bottom. Hence, w D is well approximated by the 1-D diode model [14] 
where w Dp;n are the depletion widths in the p and n sides, k B is the Boltzmann constant, q is the fundamental electron charge, T is the ambient temperature,
Þ is the built-in potential of the junction, and n i is the intrinsic carrier density of silicon. We have neglected the resistance outside the depletion region and assumed that the potential difference between the p and n side depletion boundaries is equal to ðV bias À V j Þ. To account for graded doping profiles, (2) can be modified to obtain w Dp;n near the center of the diode using the standard procedure (e.g., [14] ).
Next, to determine the shape of the depletion region, we solve (1) in 2-D near the top and bottom surfaces of the diode. Typical analytical approaches for electronic device models do not apply here since the geometric boundaries of the depletion region are not known a priori [15] , [16] . In our case, the boundary conditions are that is constant and the electric field strength ðÀrÞ is zero along the boundaries of the depletion region. The general solution to (1) is the sum of a particular solution and the homogeneous solution. For the particular solution, we use the results from the 1-D analysis of the junction using (2). This assumption means that the finite height of the diode only acts as a perturbation to the depletion region. To find the homogeneous solution, we adapt the conformal mapping technique detailed in [17] and [18] . As shown in Fig. 2(a) , we divide the diode along y ¼ Àh rib =2 and treat the top and bottom halves as semiinfinite sections, which is a good approximation for h rib 160 nm. Since the conformal mapping cannot rigorously account for discontinuity in the dielectric constant, we assume that each half of the diode is in a homogeneous material with a dielectric constant of " top;bottom . Physically, this assumption implies that the fringe fields are contained nearly in its entirety in the cladding.
The resultant shape x p;n for the p, n sides of the depletion region for the top half of the diode is given by the following expressions, which are parameterized in :
where w Dp;n ð" top Þ is the depletion width of the diode calculated using " top . Fig. 2 (a) illustrates the shape of the depletion region embodied by (3). The depletion region of the bottom half of the diode can also be calculated similarly. The complete depletion region is constructed by joining the top and bottom halves along the vertical center at y ¼ Àh rib =2. This method produces an excellent approximation to the shape of the depletion region for diodes with typical waveguide heights. Analytically and numerically computed shapes of the depletion region near the top edge of the p-side of the diode for different top cladding materials are shown in Fig. 2 
(b).
For typical SOI waveguide dimensions, the depletion width at the vertical center of the diode is nearly equal to the result from the 1-D model. With a SiO 2 cladding and w D $ 50 nm, we find that the center depletion widths given by (3) are within 1% of the depletion widths w Dn;p given by (2) , when h rib 9 160 nm. Near the surface of the diode, the depletion region is about 50% wider than w Dn;p . This widening has been experimentally observed using scanning capacitance microscopy [19] - [21] .
Using w D and t p;n calculated from (2) and (3), we can now find C k , C f , and C CPSt;b [see Fig. 1(b) ]. C k is the ideal capacitance of two parallel conductor plates of height h rib separated by w D . We take C f to be the fringe capacitance associated with the electric field lines terminating on the outer surfaces of these parallel plates. The expression for C f is given in [22] and [23] . For C CPSt;b , the capacitances due to the wider depletion widths at the top and bottom surfaces of the diode, we model the charge distribution as coplanar strips with widths t p;n separated by a gap of w D . From (3), we find t p;n ¼ 2w Dp;n ð" top;bottom Þ=. Therefore, the per-unit length depletion capacitance is where K ðk Þ is the complete elliptic integral of the first kind,
. Comparing our analytical expression for C Dep with full 2-D finite-element method (FEM) device simulations using Synopsys Sentaurus Device shows they are in excellent agreement. In Sentaurus Device, C Dep is taken to be the DC value of the frequency normalized small-signal susceptance Bðf Þ=f of the device biased at a voltage of V bias . Fig. 3 (a) compares C Dep for several upper cladding materials. In all cases, the differences between the analytical expression and device simulation are less than 2%. Fig. 3(b) compares C Dep for V bias ranging from À2 V to þ0.3 V, and the differences between the results are less than 4%. Fig. 3(c) shows that excellent agreement between the analytical and simulation results also exists in asymmetrical diodes, where N A is varied between 5 Â 10 16 cm À3 and 1 Â 10 18 cm À3 . The green curves in Fig. 3(a)-(c) , which show only C k , indicate that the fringe effects are a major contribution to the diode capacitance (C k was computed from FEM simulations with cladding dielectric constant set to zero). The fringe capacitance can be as large as C k for thin waveguides.
Summarizing this section, we have shown that our analytical expressions give capacitance characteristics and depletion region shape with excellent agreement with full electron device simulations.
Modulation Bandwidth and Efficiency
In this section, we use the expressions for C Dep in (4) to study the scaling of the modulation efficiency (Án eff , the effective index change per volt) and the 3-dB modulation bandwidth ðf 3 dB Þ of the diode with the waveguide dimensions. Án eff is related to V L by V L ¼ =ð2Án eff Þ. We identify the h slab =h rib ratio as a key scaling parameter, and a specific value of h slab =h rib generally optimizes the modulation bandwidth and efficiency.
Our small-signal model of the diode is illustrated in Fig. 4 . R n and R p are the series resistances over the length of the diode due to the doped slab and rib sections, as given by [14] 
where p;n is the mobility of p, n-doped silicon calculated according to [25] , and L diode is the length of the diode. Since the resistance due to h slab is typically much larger than the resistance due to h rib , the contribution of h rib to R p;n can be neglected in (5).
Combining (4) and (5), our analytical expression of f 3 dB is where A ¼ ðq=w slab Þð p n N A N D =ð p N A þ n N D ÞÞ. As discussed in the Appendix, (6) has excellent agreement with the small-signal AC device simulation using Sentaurus. Equation (6) reveals that f 3 dB scales roughly linearly with respect to h slab =h rib , as shown in Fig. 5(a) . This is because C CPSt and C CPSb are independent of h rib , and C f is essentially constant for h rib 9 250 nm.
Next, Án eff depends on dw Dp;n =dV , and the optical mode overlap with the depletion region. To compute Án eff of the fundamental TE waveguide mode, we feed the calculated carrier concentration profiles ðnðx ; y Þ; pðx ; y ÞÞ and their low-frequency small-signal responses ðÁnðx ; y Þ; Ápðx ; y ÞÞ into an electromagnetic mode solver (COMSOL Multiphysics) to find the effective index change for the fundamental TE waveguide mode. We relate the carrier concentration modulation to the Si refractive index change with the free carrier plasma dispersion equations in [26] . For the analytic calculations, we use (3) to obtain pðx ; y Þ and nðx ; y Þ, and construct Ápðx ; y Þ and Ánðx ; y Þ from dw Dp;n =dV as given by
where V is the amplitude of the applied small-signal voltage. We have assumed that the free carrier concentration is zero in the depletion region and is equal to N A;D in the p, n sides of the diode. As shown in the Appendix, the analytically computed and fully simulated Án eff are in good agreement. We find that Án eff also depends on h slab =h rib . In (7), because C CPSt and C CPSb are independent of h rib and C f is nearly constant for h rib > $ 250 nm, dw Dp;n =dV is independent of h rib for h rib > $ 250 nm. However, the optical mode confinement increases with decreasing h slab and becomes nearly independent of h rib for h rib > $ 300 nm. Hence, as shown in Fig. 5(b) , Án eff decreases with h slab =h rib , and the curves are nearly independent of h rib for h rib > $ 250 nm. As a result of their opposite dependence on h slab =h rib , there is a tradeoff between Án eff and f 3 dB . We define Án eff Â f 3 dB as a figure of merit, akin to the gain-bandwidth product used for filters. Considering Án eff Â f 3 dB , we find that an optimum value for the ratio h slab =h rib % 0:6, regardless of the rib height [see Fig. 5(c) ]. The figure of merit is maximized for rib heights in the range of 250-300 nm, which are typical in state-of-the-art SOI photonic devices. 
Effects of Fringe Fields
Our analytical model identifies that fringe effects can have a nonnegligible impact on the diode capacitance and depletion region, hence, the modulation efficiency. The fringe fields cause the carrier density modulation to occur further from the lateral center of the diode at the top and bottom sides, while the optical intensity is highest at the center of the diode. Therefore, fringe capacitance only slightly contributes to the increase of Án eff but more significantly contributes to the decrease in f 3 dB and increase in the energy consumed per bit, which is given by ð1=4ÞC Dep V 2 . Fig. 6 (a) shows the increase in capacitance due to fringe fields ðC Dep À C k Þ as a fraction of C k and the corresponding percentage increase in Án eff and decrease in f 3 dB . The percentage increase in Án eff is smaller than the increase in capacitance and the decrease in f 3 dB . Thus, the fringe capacitance
However, we have found that the fringe capacitance does not vary strongly with the geometry, doping, bias, and cladding dielectrics; thus, this intrinsic parasitic effect is difficult to mitigate. First, a higher h rib increases the relative magnitude of C k relative to the fringe capacitance but results in only modest f 3 dB gains of approximately 2-3 GHz at a fixed ratio of h slab =h rib [see Fig. 5(b) ]. The drawback of a larger C k is a larger energy consumption for the modulation, because Án eff is not increased [see Fig. 5(b) ]. Second, we found that changing V bias within the range of À2 V to 0 V only produces a minute reduction of ðC f þ C CPSt þ C CPSb Þ=C k of 5%. Third, reducing N A;D near the top and bottom surfaces of the diode only reduces ðC f þ C CPSt þ C CPSb Þ=C k by less than 1%, whereas increasing N A;D produces a few gigahertz gain. Finally, as shown in Fig. 6(b) and (c), by lowering " top;bottom using low-k dielectrics, the improvements in f 3 dB and Án eff are also found to be incremental. Using SiCOH ð" r ¼ 2:8Þ [27] as the upper and even lower cladding yields a gain of only $3 GHz over SiO 2 . Replacing the upper cladding with air also yields a 3 GHz improvement. A gain of $6 GHz [not shown in Fig. 6(b) ] is expected if air is used as the top and lower claddings, which may be implemented with localized substrate removal [28] . If the cladding material has a low refractive index at optical wavelengths, they can increase the optical confinement to improve the modulation efficiency [see Fig. 6(c) ]. Because SiCOH has a similar refractive index as SiO 2 at ¼ 1:55 m, it has a similar Án eff .
Improving the Modulation Response
Sections 3 and 4 demonstrate that the modulation bandwidth and efficiency of the diodes are constrained, i.e., f 3 dB and Án eff have opposite dependences on h slab =h rib , and substantial improvements to Án eff and f 3 dB by reducing the fringe capacitance are challenging. Therefore, we conclude that the most effective way to increase f 3 dB without sacrificing Án eff is to reduce the series resistance R p;n , decreasing w slab in Fig. 1(a) . For the waveguide widths considered, Án eff is largely independent of w slab . Typically, as in our calculations so far, w slab > $ 700 nm to limit the optical losses due to the p þþ =n þþ sections [29] , [30] . Fig. 7(a) shows that f 3 dB can be increased by over 35 GHz when h slab =h rib G 0:4 and w slab is reduced such that the excess optical loss from the p þþ =n þþ sections is 1 dB/cm. For h slab =h rib ¼ 0:2, w slab can be reduced below 200 nm, resulting in an increase in f 3 dB of over 35 GHz compared to that when w slab ¼ 800 nm. We have assumed that the contribution to the series resistance from the metal vias and contacts is negligible when compared to the resistance of the silicon slab section. This assumption is confirmed by the data provided by fabrication facilities [31] and from recent literature [2] , [7] , [11] . Fig. 7(b) compares the Án eff Â f 3 dB values for the two cases of w slab . The optimum value of h slab =h rib for the reduced w slab values is about 0.4, where the corresponding f 3 dB is approximately 80 GHz.
The results show that reducing w slab is a highly effective way to increase f 3 dB . In practice, the challenge is to precisely control w slab and prevent the diffusion of dopants into the waveguide during annealing processes [29] .
Discussions
In this final section, we summarize our findings, provide a simple procedure to design lateral depletion modulation diodes, and discuss the extension of the model to other diode geometries. Table 2 summarizes the dependences of the lateral diode parameters on the waveguide geometry. For the typical diode structure that we have studied, f 3 dB is limited to $65 GHz at the optimum Án eff Â f 3 dB [see Fig. 5(b) ]. Since high-speed SOI modulators demonstrated to date with 40-50 GHz bandwidths have comparable dimensions, they may be close to this fundamental modulation rate limit [2] , [32] , [33] . Recent demonstrations of modulation at and beyond 40 GHz have relied on increasing h slab =h rib [2] , [33] , [34] . However, our results show that the gain in f 3 dB is achieved at a penalty in Án eff . In contrast, reducing h slab =h rib increases Án eff , which can reduce the drive voltage and energy consumption at the cost of bandwidth. Low-voltage and ultralow-energy SOI microring modulators have been demonstrated this way [5] , [9] . TABLE 2 Summary of the dependence of the diode parameters on waveguide dimensions Fig. 7 . Variation of (a) f 3 dB and (b) Án eff Â f 3 dB as a function of h slab =h rib for w slab ¼ 800 nm and w slab for 1 dB/cm excess loss due to the p þþ =n þþ sections. (For 0:2 h slab =h rib 0:6, w slab was 183 nm w slab 548 nm to obtain 1dB/cm excess loss).
Summary and Design Procedure
Given these tradeoffs, the design process of depletion modulation diodes to achieve a specific f 3 dB can be straightforward. In the arguments to follow, we assume that h rib is between 250 nm and 350 nm for the high-confinement type of single-mode SOI waveguides and V bias , N A;D , and h rib are specified. N A;D should be chosen depending on the tolerable per-length absorption loss and the fabrication process [33] , [35] , [36] . An asymmetric diode can further improve Án eff . First, w rib should be chosen to maximize the mode overlap with the depletion region and to reduce the sensitivity to sidewall scattering losses. In this range of h rib , regardless of the eventual value of h slab , the mode overlap is maximized around w rib $ 400 nm. Next, C Dep should be calculated using (4) or with simulations to find the upper bound for R p;n required to reach the desired f 3 dB . R p;n is proportional to w slab =h slab [see (5) ]. The geometry with the smallest h slab and the associated smallest w slab (as limited by the tolerable optical loss or fabrication process) results in the diode with the highest Án eff that satisfies the f 3 dB requirement.
Vertical and Interdigitated Diodes
The capacitance model we have developed can be applied to other diode geometries. For vertical pn diodes in microdisks as demonstrated in [37] , the shape of the depletion region is accurately described by rotating (3) by 90
. For vertical junctions in ridge waveguides as in the Mach-Zehnder interferometer modulator in [38] , our analytical model is not as accurate because C k in (4b) is a poor approximation due to the complex shape of the depletion region at the center of the waveguide. An accurate expression for C k is necessary for a fully analytical model. Nonetheless, (4c) and (4d) yield a fringe capacitance C f þ C CPSt þ C CPSb with a reasonable accuracy (within 5% of simulated value when h slab > $ 150 nm). The relative contribution of the fringe capacitance to the total depletion capacitance is low in vertical diodes since ðC f þ C CPSt þ C CPSb Þ ( C k , similar to the effect observed by increasing h rib of a lateral diode. However, vertical diodes have remained difficult to be modulated above 20 GHz due to their large C Dep .
To use the analytical model for interdigitated pn junctions [33] , we determine C k by applying (4b) to the doped rib and slab sections that constitute each pn junction. Then, (4c) and (4d) are used to calculate the fringe capacitances where the depletion region is exposed to the cladding oxide at the top, bottom, and sides of the waveguide. Equations (4c) and (4d) are also used with " top;bottom ¼ " Si to approximate the capacitances at the two ends of the diode where one type of dopant is terminated before the other and the depletion region is exposed to undoped silicon. We find that the calculated value of the capacitance is within 5% of the simulated result when h slab > $ 150 nm. Parasitic fringe capacitances are considerable for interdigitated junctions, as a large area of the diode is exposed to the oxide cladding. For the diode geometry in [33] , ðC f þ C CPSt þ C CPSb Þ=C k is about 28%.
Conclusion
We have developed a highly accurate analytical model for the small-signal capacitance of carrierdepletion SOI modulation diodes that quantifies the effects of the fringing electric fields. The model explicitly shows the tradeoffs between the modulation efficiency and bandwidth as a function of the waveguide dimensions. The h slab =h rib ratio has been identified as a useful scaling parameter. The fringe capacitance is an inherent parasitic that is difficult to mitigate in high-confinement SOI waveguides with rib heights of 200-350 nm. The most effective means to increase the modulation bandwidth without sacrificing for efficiency is to reduce the series resistance of the diode. frequency normalized susceptance Bðf Þ=f is half of its DC value, and Án eff is calculated using the small-signal Ápðx ; y Þ and Ánðx ; y Þ. Fig. 8 shows the agreement in f 3 dB and Án eff . Because of the excellent agreement obtained, the carrier density and index modulation due to the majority carrier tails penetrating the depletion region should be negligible.
